お客様のブラウジング体験を最適化するために、当社はCookieを使っています。あなたはこのサイトを閲覧するときのCookieの使用に同意します。
Cookieとあなたの個人情報の詳細については、当社のプライバシーポリシーをご覧下さい。
同意します
inner_banner_support
サポート
ドキュメンテーション・データベース
IP
戻る
DK_VIDEO_GW2A-LV18PG484C8I7_V1.2

Previous Name: DK-VIDEO-GW2A18-PG484 V1.2

螢幕截圖 2020-08-12 下午2.58.59

DK_VIDEO_GW2A-LV18PG484C8I7_V1.2 applies to high-speed data storage based on DDR3, high-speed communication test based on LVDS and HDMI RX/TX, 18k series of FPGA evaluation, the hardware verification and software learning and debugging, etc.

The development board uses the GW2A- LV18PG484 FPGA device, which is the first generation of Gowin Arora family. The GW2A series of FPGA products offer a range of features and rich resources like high-performance DSP, high-speed LVDS interface and BSRAM. These embedded resources combine a streamlined FPGA architecture with a 55nm process to make the GW2A series of FPGA products ideal for high-speed and low-cost applications.

The development board includes a DDR3 chip with 2Gbit storage space and 16 bits data bus width. It integrates four HDMI interfaces, two of which are used to receive signals (One receives signals via decoding chip, and the other receives signals via FPGA IP), and the other two are used to transmit signals (One transmits signals via decoding chip, and the other transmits signals via FPGA IP). Besides that, this board also includes abundant external interfaces, including LVDS TX, LVDS RX, MIPI CSI, MIPI DSI, and GPIO. The external Flash is used to store FPGA configuration programs. Slide switches, keys, and LED facilitate users debugging.

ドキュメントをダウンロード
User Guide DK-START-GW2A18 V2.0 Development Board Quick Start User Guide ダウンロード
User Guide DK-VIDEO-GW2A18-PG484 V1.2 Development Board User Guide ダウンロード
- BSDL ダウンロード
- Minimum FPGA System SCH ダウンロード
- Gowin FPGA SCH Symbol ダウンロード