In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Starter Kits and Development Boards
Back
DK_START_GW5AST-LV138FPG676A_V2.1
DK_START_GW5AST-LV138FPG676A_V2.1

The DK_START_GW5AST-LV138FPG676A_V2.1 is a high-end FPGA development board based on the GW5AST Arora V FPGA, designed for DDR3-based data storage, multi-protocol high-speed communication, and SerDes evaluation.

It integrates DDR3 memory, high-speed LVDS, MIPI, FMC expansion, and up to 12.5 Gbps SerDes, providing a powerful platform for validating advanced FPGA designs, high-bandwidth data paths, and next-generation communication interfaces.

 

Recommended Use:

Evaluating advanced FPGA systems that require DDR3 memory, high-speed SerDes, FMC expansion, and multi-protocol communication interfaces.

Best For:

  • 12.5 Gbps SerDes and multi-protocol evaluation
  • DDR3-based high-bandwidth FPGA designs
  • FMC-based interface expansion and prototyping
  • High-speed MIPI and LVDS communication
  • Advanced system validation and debugging
Documents Download
User Guide DK_START_GW5AST-LV138FPG676A_V2.1 Development Board User Guide Download
Schematic DK_START_GW5AST-LV138FPG676A_V2.1 SCH Download
Contact Sample