In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Starter Kits and Development Boards
Back
DK_START_GW5AST-LV138FPG676A_V1.0
DBUG1271-1.0E_DK_START_GW5AST-LV138FPG676A_V1

The DK_START_GW5AST-LV138FPG676A_V1.0 is a high-speed FPGA development board based on the GW5AST Arora V FPGA, designed for DDR3-based data storage, multi-protocol communication, and SerDes evaluation.

It integrates DDR3 memory, high-speed LVDS, MIPI, FMC expansion, and up to 12.5 Gbps SerDes, providing a capable platform for validating advanced FPGA designs, high-bandwidth data paths, and high-speed interface implementations.

Recommended Use:

Evaluating high-speed FPGA systems that require DDR3 memory, SerDes connectivity, FMC expansion, and multi-protocol I/O.

Best For:

  • 12.5 Gbps SerDes interface evaluation
  • DDR3-based high-bandwidth FPGA designs
  • FMC module expansion and prototyping
  • High-speed MIPI and LVDS communication
  • Advanced FPGA validation and debugging
Documents Download
User Guide DK_START_GW5AST-LV138FPG676A_V1.0 Daughter Board User Guide Download
User Guide DK_START_GW5AST-LV138FPG676A_V1.0 Development Board User Guide Download
Schematic DK_START_GW5AST-LV138FPG676A_V1.0 SCH Download
Contact Sample