In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Starter Kits and Development Boards
Back
DK_START_GW2AR-LV18EQ144PC8I7_V1.1

Previous Name: DK-START-GW2AR18 V1.1

GW2AR-LV18EQ144PC8I7

The DK_START_GW2AR-LV18EQ144PC8I7_V1.1 is a starter-to-intermediate FPGA development board based on the GW2AR Arora FPGA, which integrates 64 Mbit of on-chip PSRAM in a single SiP device.

It provides LVDS and GPIO interfaces, along with onboard switches, LEDs, clock, and reset, making it a practical platform for evaluating memory-enabled FPGA designs, high-speed I/O, and system-level prototyping without the need for external DRAM.

 

Recommended Use:

Developing and validating FPGA designs that benefit from integrated PSRAM for data buffering, control logic, and high-speed LVDS interfaces.

Best For:

  • FPGA designs using integrated PSRAM (SiP)
  • LVDS-based high-speed interfaces
  • Entry-to-mid-level FPGA prototyping
  • Memory-enabled embedded systems
  • Hardware validation and functional debugging
Documents Download
Schematic DK_START_GW2AR-LV18EQ144PC8I7_V1.1 SCH Download
User Guide DK_START_GW2AR-LV18EQ144PC8I7_V1.1 Development Board User Guide Download
Contact Sample