In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
Gowin UHS PSRAM Memory Interface 2CH


Gowin UHS PSRAM memory interface 2CH IP is a general PSRAM memory interface IP, which conforms to PSRAM standard protocol. The IP includes PSRAM memory controller logic and physical interface design. Gowin UHS PSRAM memory interface IP provides users with a common command interface to interconnect with PSRAM memory chips to meet their memory access requirements.


  • Compatible with standard PSRAM device interface;
  • Support memory data path width of 8, 16, 24, 32, 40, 48, 56 and 64 bits;
  • Memory chip supporting X8 / x16 data width;
  • Programmable burst length 16, 32, 64, 2K;
  • Support linear burst mode;
  • The clock ratio is 1:2;
  • Support initial latency is 5 / 6 / 7;
  • Support fixed latency mode;
  • Support power down mode;
  • Configurable driving strength;
  • Configurable self refresh area;
  • Configurable refresh rate;
Documents Download
User Guide Gowin UHS PSRAM Memory Interface & 2CH IP User Guide Download
- Gowin UHS PSRAM Memory Interface 2CH RefDesign