In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Starter Kits and Development Boards
Back
Gowin PCI Express Controller

IP Introduction

Gowin PCI Express Controller core is a customizable building block of GW5AT FPGA devices. It is compliant with PCI Express Base Specification Rev 3.0, supporting Endpoint configuration with x1, x2, x4 mode at up to 8GT/s (PCI Express Gen3). With the high speed SERDES IOs, Gowin PCI Express Controller could enable the high-efficiency data exchange between FPGAs and other devices.

 

Features

  • Compliant with PCI Express Base Specification Rev3.0
  • Supports x1, x2, x4 operation
  • Supports End Point configuration
  • Up to 8GT/s lane speed
  • Up to six resizable BARs
  • Up to 4KB maximum payload size
  • Flexible configurable options: Lane number, BARs, Maximum payload size and etc.
Documents Download
User Guide Gowin PCI Express Controller IP User Guide Download
Contact Sample