In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Back
Gowin SPI Flash Interface
IP Introduction
The Gowin SPI Flash Interface IP allows designers to create custom systems in one Gowin device that connect easily to Flash chips. This IP located between the Flash Memory and the user's logic, reduces the user's effort to deal with the Flash Memory command interface by providing AHB or APB interface to the user.
The design has these features:
- Support AHB and APB bus configuration interface
- Support Normal, Dual and Quad SPI interface
- Support memory-mapped access(read only)
- Support configurable SPI SCLK
- Support configurable TX / RX FIFO depth