In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Starter Kits and Development Boards
Back
DK_START_GW5AT-LV60PG484A_V1.1
DK_START_GW5AT-LV60PG484A_V1.1

The DK_START_GW5AT-LV60PG484A_V1.1 is a high-speed, video-oriented FPGA development board based on the GW5AT Arora V FPGA, designed for DDR3 memory access, MIPI and SFP communication, and video interface evaluation.

It integrates DDR3 support and a broad set of interfaces, including LVDS, MIPI, SDI-IN/OUT, Ethernet, HDMI-TX, HDMI-RX, and an ADC interface, enabling efficient evaluation of video pipelines, high-speed I/O, and complex FPGA-based systems.

Recommended Use:

Evaluating DDR3-based designs and high-speed video interfaces, including MIPI, HDMI, and SDI, on a single Arora V FPGA platform.

 

Best For:

  • Video processing and video bridging
  • MIPI and SFP high-speed communication
  • HDMI and SDI interface evaluation
  • DDR3-based high-bandwidth systems
  • FPGA functional evaluation and debugging
Documents Download
User Guide DK_START_GW5AT-LV60PG484A_V1.1 Development Board User Guide Download
Schematic DK_START_GW5AT-LV60PG484A_V1.1 SCH Download
Contact Sample