______________________________________________________________________
         Gowin_goConfig_JTAG 参考设计阅读指南
----------------------------------------------------------------------
目标器件：GW1N-LV2LQ144XC7/I6
----------------------------------------------------------------------
文件列表
----------------------------------------------------------------------
.
| -- docs
|    `-- readme.txt						-->	自述文件
| -- project
	|	`-- fpga_project.gprj			-->	参考设计工程
	|-- src
		|  `-- top.v					-->	工程顶层模块
		|  `-- fpga_project.cst
		|   -- goconfig_jtag
			|   `-- goconfig_jtag.ipc
			|   `-- goconfig_jtag.v
			|   `-- goconfig_jtag.vo	-->	仿真使用vo文件
	|-- impl

----------------------------------------------------------------------
使用说明：
	1、板测：使用云源软件打开上述文件中*.gprj，设置工程顶层模块，综合；根据所使用器件设置约束后布局布线后下载测试。
	2、modelsim仿真：无。
	3、VCS仿真：无。


______________________________________________________________________
        Example Gowin_goConfig_JTAG Design Readme
----------------------------------------------------------------------
Object device：GW1N-LV2LQ144XC7/I6
----------------------------------------------------------------------
File List:
----------------------------------------------------------------------
.
| -- docs
|    `-- readme.txt						-->	Read Me file (this file)
| -- project
	|	`-- fpga_project.gprj			-->	Gowin Project File for Example Design
	|-- src
		|  `-- top.v					-->	File for Gowin Project
		|  `-- fpga_project.cst
		|   -- goconfig_jtag
			|   `-- goconfig_jtag.ipc
			|   `-- goconfig_jtag.v
			|   `-- goconfig_jtag.vo	-->	Verilog simulation File for tb
	|-- impl


----------------------------------------------------------------------
Instructions:
	1、Onboard test:Launch Gowin and select "File -> Open -> Project", set Top Module and Include Path. After Sythesize, cofigure Physical Constraints Files.
	2、modelsim simulation:None.
	3、VCS simulation:None.

