#### START OF AREA REPORT #####[
Part: GW2A_55PBGA484-8 (GoWin)
Click here to go to specific block report:
TOP
GW_OSC
GW_PLL
RAM_based_shift_reg_top
ÜþRAM_based_shift_reg®RAM_based_shift_reg_top_
-------------------------------------------------------------------
######## Utilization report for Top level view: TOP ########
===================================================================
SEQUENTIAL ELEMENTS
Name Total elements Utilization Notes
------------------------------------------------------
REGISTERS 36 100 %
======================================================
Total SEQUENTIAL ELEMENTS in the block TOP: 36 (24.49 % Utilization)
Top
COMBINATIONAL LOGIC
Name Total elements Utilization Notes
------------------------------------------------------
LUTS 31 100 %
MUX2_LUT5 1 100 %
ALU 55 100 %
======================================================
Total COMBINATIONAL LOGIC in the block TOP: 87 (59.18 % Utilization)
Top
MEMORY ELEMENTS
Name Total elements Utilization Notes
------------------------------------------------------------
BLOCK RAMS/ROMS 1 100 %
============================================================
Total MEMORY ELEMENTS in the block TOP: 1 (0.68 % Utilization)
Top
------------------------------------------------------------
######## Utilization report for cell: GW_OSC ########
Instance path: TOP.GW_OSC
============================================================
------------------------------------------------------------
######## Utilization report for cell: GW_PLL ########
Instance path: TOP.GW_PLL
============================================================
-----------------------------------------------------------------------------
######## Utilization report for cell: RAM_based_shift_reg_top ########
Instance path: TOP.RAM_based_shift_reg_top
=============================================================================
SEQUENTIAL ELEMENTS
Name Total elements Utilization Notes
------------------------------------------------------
REGISTERS 9 25 %
======================================================
Total SEQUENTIAL ELEMENTS in the block TOP.RAM_based_shift_reg_top: 9 (6.12 % Utilization)
Top
COMBINATIONAL LOGIC
Name Total elements Utilization Notes
------------------------------------------------------
LUTS 20 64.5 %
MUX2_LUT5 1 100 %
ALU 28 50.9 %
======================================================
Total COMBINATIONAL LOGIC in the block TOP.RAM_based_shift_reg_top: 49 (33.33 % Utilization)
Top
MEMORY ELEMENTS
Name Total elements Utilization Notes
------------------------------------------------------------
BLOCK RAMS/ROMS 1 100 %
============================================================
Total MEMORY ELEMENTS in the block TOP.RAM_based_shift_reg_top: 1 (0.68 % Utilization)
Top
---------------------------------------------------------------------------------------------------------
######## Utilization report for cell: \\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_\ ########
Instance path: RAM_based_shift_reg_top.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_\
=========================================================================================================
SEQUENTIAL ELEMENTS
Name Total elements Utilization Notes
------------------------------------------------------
REGISTERS 9 25 %
======================================================
Total SEQUENTIAL ELEMENTS in the block RAM_based_shift_reg_top.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_\ : 9 (6.12 % Utilization)
Top
COMBINATIONAL LOGIC
Name Total elements Utilization Notes
------------------------------------------------------
LUTS 20 64.5 %
MUX2_LUT5 1 100 %
ALU 28 50.9 %
======================================================
Total COMBINATIONAL LOGIC in the block RAM_based_shift_reg_top.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_\ : 49 (33.33 % Utilization)
Top
MEMORY ELEMENTS
Name Total elements Utilization Notes
------------------------------------------------------------
BLOCK RAMS/ROMS 1 100 %
============================================================
Total MEMORY ELEMENTS in the block RAM_based_shift_reg_top.\\\~RAM_based_shift_reg\.RAM_based_shift_reg_top_\ : 1 (0.68 % Utilization)
Top
##### END OF AREA REPORT #####]