﻿_______________________________________________________________________________
	Gowin_PDM2PCM 参考设计阅读指南
----------------------------------------------------------------------
目标器件：GW5A-LV25UG324ES
----------------------------------------------------------------------
文件列表
----------------------------------------------------------------------
.
| -- docs
|	`-- readme.txt						-->	自述文件
|	`-- Compensation Filter Examples	--> 补偿滤波器示例
| -- project
|	|`-- Ref_design.gprj				-->	参考设计工程
|	| -- src
|		|  `-- Top.v					-->	工程顶层模块
|		|  `-- clk_div_even.v			-->	时钟偶数分频模块
|		|  `-- Top.cst
|		|  `-- pdm2pcm.sdc
|		|  `-- pdm2pcm.rao
|		|   -- pdm2pcm
|		|   	-- temp
|		|  	`-- pdm2pcm.ipc
|		|  	`-- pdm2pcm.v
|		|  	`-- pdm2pcm.vo				-->	仿真使用vo文件
|	|-- impl
|	|-- data				
|		|  `-- pdm_data.txt
|		|  `-- cic_comp_coeff_bin64.txt
|		|  `-- cic_comp_coeff_dec64.dat
| -- simulation
|	|-- sim
|	|   `-- cmd.do						-->	modelsim仿真脚本
|	|-- data				
|		|  `-- pdm_data.txt
|		|  `-- cic_comp_coeff_bin64.txt
|		|  `-- cic_comp_coeff_dec64.dat
| -- tb
|	|`-- tb.v							-->	modelsim仿真testbench
|	|`-- prim_sim.v						-->	仿真原语库
----------------------------------------------------------------------
使用说明：
	1、板测：使用云源软件打开上述文件中Ref_design.gprj，设置工程顶层模块，将data设置为加载路径，综合；根据所使用器件设置约束后布局布线后下载测试。
	2、modelsim仿真：仿真脚本存放于Modelsim文件夹中

	注：tb文件夹下prim_sim.v仅供参考，建议用户根据情况在仿真时使用最新版替换。

_______________________________________________________________________________
        Example Gowin_PDM2PCM Design Readme
----------------------------------------------------------------------
Object device:GW5A-LV25UG324ES
----------------------------------------------------------------------
File List:
----------------------------------------------------------------------
.
| -- docs
|	`-- readme.txt						-->	Read Me file (this file)
|	`-- Compensation Filter Examples	--> Compensation Filter Examples
| -- project
|	|`-- Ref_design.gprj				-->	GOWIN FPGA Designer Project File for Example Design
|	| -- src
|		|  `-- Top.v					-->	File for GOWIN FPGA Designer Project
|		|  `-- clk_div_even.v			--> 	clock divider
|		|  `-- Top.cst
|		|  `-- pdm2pcm.sdc
|		|  `-- pdm2pcm.rao
|		|   -- pdm2pcm
|		|   	-- temp
|		|  	`-- pdm2pcm.ipc
|		|  	`-- pdm2pcm.v
|		|  	`-- pdm2pcm.vo				-->	Verilog simulation File for tb
|	|-- impl
|	|-- data				
|		|  `-- pdm_data.txt
|		|  `-- cic_comp_coeff_bin64.txt
|		|  `-- cic_comp_coeff_dec64.dat
| -- simulation
|	|-- sim
|	|   `-- cmd.do						-->	modelsim simulation script
| -- tb
|   `-- tb.v							-->	TestBench for modelsim simulation
|   `-- prim_sim.v						-->	Verilog functional simulation library
|	|-- data				
|		|  `-- pdm_data.txt
|		|  `-- cic_comp_coeff_bin64.txt
|		|  `-- cic_comp_coeff_dec64.dat

----------------------------------------------------------------------
Instructions:
	1、Onboard test:Launch GOWIN FPGA Designer and select "File -> Open -> Project", set Top Module and Include Path. After Sythesize, cofigure Physical Constraints .
	2、modelsim simulation:Use script in Modelsim folder.

	Note: The prim_sim.v under the tb folder is for reference only. It is recommended that users replace it with the latest version during simulation.